

1 WHAT IS CLAIMED IS:

- 2
- 3 1. A communication device comprising:
- 4 a physical layer device having:
- 5 a media driver connectable to a transmission medium;
- 6 a media receiver connectable to the transmission medium; and
- 7 a serializer/deserializer (serdes) connected to the media driver and the media
- 8 receiver;
- 9 a master circuit connected to the serdes, the master circuit having:
- 10 a first physical layer data driver, the first physical layer data driver driving
- 11 a millivolt differential signal; and
- 12 a first physical layer data receiver; and
- 13 a processing circuit having:
- 14 an internal circuit; and
- 15 a slave circuit connected to the internal circuit and the master
- 16 circuit, the slave circuit having:
- 17 a first processing data receiver connected to the first physical layer
- 18 data driver, the first processing data receiver outputting a first signal in response to
- 19 receiving the signal output from the first physical layer data driver; and
- 20 a first processing data driver connected to the first physical layer
- 21 data receiver, and connectable to the first processing data receiver.
- 22
- 23 2. The device of Claim 1,
- 24 wherein the master circuit further includes a clock driver connected to the serdes,
- 25 the clock driver driving a millivolt differential signal;
- 26 wherein the slave circuit further includes a clock receiver connected to the clock
- 27 driver, the clock receiver outputting a clock signal in response to a signal received from
- 28 the clock driver; and
- 29 wherein the first processing data driver is connectable to receive the clock signal
- 30 from the clock receiver or the first signal from the first processing data receiver, the first
- 31 physical layer data receiver receiving the clock signal when the first processing data

1 driver is connected to receive the clock signal, and the first signal when the first
2 processing data driver is connected to receive the first signal.

3
4 3. The device of claim 2 wherein the master circuit further comprises an
5 aligner connected to the first physical layer data receiver, the aligner receiving the clock
6 signal when the first physical layer data receiver receives the clock signal, the aligner
7 receiving the first signal when the first physical layer data receiver receives the first
8 signal, the aligner having phase comparison circuitry that compares a phase of the clock
9 signal received by the aligner with a phase of the first signal received by the aligner to
10 determine a phase difference.

11
12 4. The device of claim 3 wherein the master circuit further comprises a phase
13 delay circuit connected to the aligner, the serdes, and the first physical layer data driver,
14 the aligner passing a plurality of signal to the phase delay circuit that indicates the phase
15 difference, the phase delay circuit delaying the signal output from the first physical layer
16 data driver so that the first signal received by the aligner is substantially in phase with the
17 clock signal received by the aligner.

18
19 5. The device of claim 4 wherein the slave circuit further includes:
20 a first multiplexor connected to the clock input receiver and the first processing
21 data receiver, the first multiplexor passing the clock signal output by the clock receiver
22 when a first mux signal is in a first logic state, and passing the first signal output by the
23 first processing data receiver when the first mux signal is in a second logic state; and
24 a second multiplexor connected to the first multiplexor and the first
25 communication data driver, the second multiplexor passing a signal output from the first
26 multiplexor when a second mux signal is in a first logic state, and passing an output data
27 signal when the second mux signal is in a second logic state, the signal output from the
28 first multiplexor being the clock signal when the first mux signal is in the first logic state,
29 and being the first signal when the first mux signal is in the second logic state.

30
31 6. The device of claim 5 wherein the slave circuit further includes a serial-to-
32 parallel shift register connected to the clock receiver, the first processing data receiver,

1 and the internal circuit, the clock signal output by the clock receiver clocking the shift
2 register.

3
4 7. The device of claim 5 wherein the slave circuit further includes a parallel-
5 to-serial shift register connected to the internal circuit, the second multiplexor, and the
6 clock receiver, the shift register outputting a data output signal in response to a parallel
7 data signal from the internal circuit, the clock signal output by the clock receiver clocking
8 the parallel-to-serial shift register.

9
10 8. The device of claim 7 wherein the slave circuit further includes a logic
11 circuit connected to the first mux, the second mux, and the parallel-to-serial shift register,
12 the logic circuit receiving the clock signal from the parallel-to-serial shift register, and
13 setting the logic states of the first and second mux signals in response to commands
14 extracted from the clock signal.

15
16 9. The device of claim 8 wherein the media receiver receives a signal from
17 the transmission media having a first frequency, wherein the signal output from the
18 serdes has a second frequency, and wherein the first frequency and the second frequency
19 are substantially equivalent.

20
21 10. A processing circuit comprising:
22 an internal circuit; and
23 a slave circuit connected to the internal circuit, the slave circuit having:
24 a clock receiver connectable to a clock driver, the clock receiver
25 outputting a clock signal in response to a millivolt differential signal received from the
26 clock driver;
27 a first processing data receiver connectable to the first physical layer data
28 driver, the first processing data receiver outputting a first signal in response to a millivolt
29 differential signal received from the first physical layer data driver;
30 a first processing data driver connectable to a first physical layer data
31 receiver, the first processing data driver being connectable to receive the clock signal
32 from the clock receiver or the first signal from the first processing data receiver.

1
2 11. The circuit of claim 10 wherein the slave circuit further comprises:
3 a first multiplexor connected to the clock input receiver and the first processing
4 data receiver, the first multiplexor passing the clock signal output by the clock receiver
5 when a first mux signal is in a first logic state, and passing the first signal output by the
6 first processing data receiver when the first mux signal is in a second logic state; and
7 a second multiplexor connected to the first multiplexor and the first
8 communication data driver, the second multiplexor passing a signal output from the first
9 multiplexor when a second mux signal is in a first logic state, and passing an output data
10 signal when the second mux signal is in a second logic state, the signal output from the
11 first multiplexor being the clock signal when the first mux signal is in the first logic state,
12 and being the first signal when the first mux signal is in the second logic state.

13
14 12. The circuit of claim 11 wherein the slave circuit further comprises a serial-
15 to-parallel shift register connected to the internal circuit, the clock receiver, and the first
16 processing data receiver, the clock signal output by the clock receiver clocking the shift
17 register.

18
19 13. The circuit of claim 12 wherein the slave circuit further comprises a
20 parallel-to-serial shift register connected to the internal circuit, the second multiplexor,
21 and the clock receiver, the parallel-to-serial shift register outputting a data output signal
22 in response to a parallel data signal from the internal circuit, the clock signal output by
23 the receiver clocking the parallel-to-serial shift register.

24
25 14. The circuit of claim 13 wherein the slave circuit further includes a logic
26 circuit connected to the first mux, the second mux, and the parallel-to-serial shift register,
27 the logic circuit receiving the clock signal from the parallel-to-serial shift register, and
28 setting the logic states of the first and second mux signals in response to commands
29 extracted from the clock signal.

30
31 15. A physical layer device connectable to a transmission medium, the device
32 comprising:

1 a media driver connectable to the transmission medium;
2 a media receiver connectable to the transmission medium;
3 a serializer/deserializer (serdes) connected to the media driver and the media
4 receiver, the serdes outputting a master clock signal, an equivalent in-phase slave clock
5 signal when in a calibration mode, and a data signal when in a data mode, the data signal
6 representing a data signal received from the media receiver; and
7 a master circuit, the master circuit having:
8 a clock driver connected to output the master clock signal as a millivolt
9 differential signal;
10 a first physical layer data driver connectable to output the slave clock
11 signal as a millivolt differential signal when the serdes is in the calibration mode, and the
12 data signal as a millivolt differential signal when the serdes is in the data mode.

13
14 16. The device of claim 15 wherein the master circuit further includes:
15 a first physical layer data receiver that receives a signal which represents the
16 master clock signal during a first phase of the calibration mode, and represents the slave
17 clock signal during a second phase of the calibration mode; and
18 an aligner connected to the first physical layer data receiver, the aligner receiving
19 the master clock signal when the first physical layer data receiver receives the master
20 clock signal, and the slave clock signal when the first physical layer data receiver
21 receives the slave clock signal, the aligner having phase comparison circuitry that
22 compares a phase of the master clock signal received by the aligner with a phase of the
23 slave clock signal received by the aligner to determine a phase difference.

24
25 17. The device of claim 16 wherein the master circuit further comprises a
26 phase delay circuit connected to the aligner, the serdes, and the first physical layer data
27 driver, the aligner passing a plurality of signals to the phase delay circuit that indicates
28 the phase difference, the phase delay circuit delaying the slave clock signal output from
29 the serdes an amount so that the slave clock signal received by the aligner is substantially
30 in phase with the master clock signal received by the aligner when in the calibration
31 mode, the data signal being delayed the amount when in the data mode.

1 18. A method for operating a communication device having a physical layer
2 device connected to a transmission medium and a processing device connected to the
3 physical layer device, the method comprising the steps of:
4 outputting a master clock signal from the physical layer device over a first path;
5 receiving the master clock signal in the processing device from the first path;
6 outputting the master clock signal as a feedback master clock signal from the
7 processing device over a feedback path;
8 receiving the feedback master clock signal in the physical layer device from the
9 feedback path;
10 determining a phase of the feedback master clock signal;
11 outputting a slave clock signal from the physical layer device over a second path
12 after the phase of the feedback master clock signal has been determined, the master clock
13 signal and the slave clock signal having an equivalent frequency;
14 receiving the slave clock signal in the processing device from the second path;
15 outputting the slave clock signal as a feedback slave clock signal from the
16 processing device over the feedback path;
17 receiving the feedback slave clock signal in the physical layer device from the
18 feedback path;
19 determining a phase of the feedback slave clock signal;
20 comparing the phase of the feedback master clock signal with the phase of the
21 feedback slave clock signal to determine a phase difference; and
22 adjusting a delay so that the phase of the feedback slave clock signal is
23 substantially aligned with the phase of the feedback master clock signal.

24
25 19. The method of claim 18 and further comprising the steps of:
26 outputting a data clock signal from the physical layer device over the first path
27 after the phase difference has been determined;
28 outputting an input data signal from the physical layer device over the second
29 path after the phase difference has been determined, the input data signal and data clock
30 signal having an equivalent frequency; and
31 converting the input data signal to a parallel word by clocking the input data
32 signal with the data clock signal.

1
2 20. A communication device comprising:
3 a physical layer device connectable to a transmission medium, the device having a
4 master circuit, the master circuit having:
5 a clock output;
6 a first data output;
7 a first data input;
8 a phase comparator connected to the first data input; and
9 a processing circuit having a slave circuit, the slave circuit having:
10 a clock input connected to the clock output;
11 a second data input connected to the first data input;
12 a second data output connected to the first data input; and
13 a switch for connecting an output signal from the clock input to the second
14 data output, or an output signal from the second data input to the second data output, the
15 phase comparator comparing a phase of the output signal from the clock input with a
16 phase of the output signal from the second data input to determine a phase difference.